Das Video kommt von YouTube: erst beim Abspielen verbindet sich die Seite mit YouTube (Google).
CISC vs RISC | 1.2a | OCR A-Level Computer Science
Das Wichtigste aus dem Video
Tipp auf eine Zeit – das Video springt genau dorthin.
Transkriptautomatisch erstellt · 20 Zeilen
- An instruction set is the complete collection of instructions that a CPU can execute as part of a fetch to code execute cycle. There are two main types
- of instruction set architectures. Complex instruction set computer which is CISK or reduce instruction set computer which I'm going to call risk.
- CISK processes use a large and complex instruction set. Each instruction can perform multiple low-level operations allowing tasks to be completed in as few
- lines of code as possible. Risk processors use a smaller and simpler instruction set. Each instruction is designed to execute in a single clock
- cycle, but more instructions may be needed to complete a task. CISK processes often require multiple clock cycles to execute a single complex
- instruction because each instruction can perform several operations all at once, such as loading from memory, performing a calculation, and storing the result.
- Risk processes are designed so that each simple instruction can be executed in a single clock cycle which allows them to achieve a steady and predictable
- instruction throughput. CISK processes are more expensive to manufacture because they require more circuitry and a greater number of transistors. Risk
- processors are cheaper to manufacture because they use simpler circuitry and fewer transistors to support the smaller instruction set. The extra circuitry in
- a CISK processor generates more heat, so they often need cooling systems such as fans, meaning they're commonly used in desktop computers and laptops. Risk
- processors are designed to use less power and produce less heat, allowing them to run without dedicated cooling systems, making them ideal for portable
- devices like tablets and smartphones. Programs written for CIS processors are usually shorter, so they need less memory space to store instructions.
- Programs written for risk processes tend to be longer. So they require more space in memory to store the additional instructions. CISK processes are less
- efficient of pipelining because the complex instructions take varying amounts of time to execute. However, risk processes are well suited to
- pipelining because their simpler instructions all take a similar amount of time to execute. And finally, some more obscure differences just so we've
- officially covered every accepted difference between CISK and risk from all previous exam papers. Firstly, some instructions in CISK will rarely get
- used as they're only needed in specific situations. Whereas in risks, the instruction set is smaller, so all instructions are used regularly.
- Secondly, CISK instructions often include many ways to access memory, such as immediate, direct, indirect, and indexed. Modes of memory addressing is
- its own topic in 2.4D, so those terms will be explained there. And risk keeps addressing mode simple, usually limited to a few types. Finally, because Risk
- uses more instructions to perform a task, the compiler will be more complex. Compilers and the stages of compilation will be looked at in 2.2D and 2.2E.
Zum Nachlesen
ProzessorarchitekturDie Prozessorarchitektur bezieht sich auf die spezifische Struktur und Organisation eines Prozessors, der ein wesentlicher Bestandteil von Computern und …
ProzessorAufbau und Funktionale Einheiten · Hauptprozessor (CPU) und Mehrprozessorkerne · Steuer- bzw. Leitwerk · Rechenwerk und Register · Datenleitungen · Caches und MMU.
BefehlssatzDer Befehlssatz, auch Instruktionssatz (englisch instruction set), eines Prozessors ist in der Rechnerarchitektur die Menge der Maschinenbefehle, die ein …
SuperskalaritätSuperskalarität ermöglicht es, mehr als eine Maschinenanweisung pro Takt zu bearbeiten, während Pipelining die maximal mögliche Taktfrequenz erhöht.